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FOREWORD AND INTRODUCTION
cy
,4'
The Denver Division of the Martin Marietta`' Corporation per-
formed early in-house studies of distributed multiplexer systems
and later continued these studies under contract to NASA-MSFC.
The results of' these_programs, which included the development
of prototype equipment for NASA; have demonstrated system feasi-
bility using single interrogation cables and single data cables
to interconnect several multiplexers to a central control ,unit.
Though studies have covered the problems of the system and the ;3
development of equipment rather thoroughly, a need'has existed`
for further study of the role of the interconnecting cables.
This final report which is a result of the study undertaken under
f.
contract NAS 8-21176 attempts to relate cables and connectors to 4
the rest of the system in true perspective. 	 -
Our report discusses the state-of-the-art of cables and con-
vectors.
	
We have analyzed cables with multiple loads and various
terminations with respect to the applications of transient (pulse)
voltages.	 The analyses have been supported^by general laboratory
tests and we have further demonstrated the properties of the
cablesin a typical distributed multiplexer system. 	 As a result,
information is presented for the selection of cables and con-
nectors to fit a particular application.	 Much of the report is
,:.
devoted to an overall system reliability study which shows how
the system and interconnecting cables affect reliability figures.
Various arrangements` are studied in hopes that the reader may
compare the effects of adding redundancy and other system com-
plexities to potential improvements in reliability. "It is be-
lieved that final choice of a system must be predicated upon
mission goals.
r
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I. CA$LL AND CONNLCTOR STATE-OF-THE-ART
If one is to make appropriate recommendations for the selection
and proper application of cables and connectors to the Addressable
Time Division Data Systems a good knowledge of the state-of-the-art
must be established. A search for written literature, establish-
ment of vendor contacts, a review of manufacturing; techniques and
a look at R and D all seem advisable. We have attempted to pursue
these avenues.
A. LITERATURE SURVEY
A bibliography was obtained from a NASA literature search of
the Defense Documentation Center, and library searches by several
Martin Marietta personnel. Areas searched concerning cables and
i
connectors were; rf, coaxial, shielded twisted pair, reliability,
i
development, testing, and applications. Perhaps cables and
connectors are considered too glamourless or are taken very much
i
matter-of-fact but only a few reports seem worthwhile. Many of
i
the better sounding articles related to past governmental con-
tracts are classified as "limited access" and are unavailable
a
which further reduces the quantity of good literature.
A summary of the literature search indicates that little cable 	 3
or conr►rctor research and development occurs except upon demand.
The state-of-the-art consists generally of the obvious coaxial
i
and twisted cables and connectors covered by MIL-specifications
have been developed. 'there is much work in printed cables, but most
of this consists of the development of multi-conductor internal
package harnesses, where shielding may or may not be employed,
and the development of external custom multi-conductor cable assem-
blies (long and short) with no shielding. It has been stipulated
in the past, by proponents of flat oable, that few harnesses require
shielding. But where shielding is required there is no standard-
ization. There is little indication of a present change in philo-
sophy on shielding standardization, and it is the author's opinion
that physical shortcomings of long shielded flat cables will
ff
	 delay standard specifications for several years. Electrical
t! - `	 characteristics are at least equal to and probably superior to
those of round cables.
There are numerous references to cable and connector testing,
but most of these are qualification test reports where an item
has been qualified to standard MIL-specs, rather than reports
on applications that might be appropriate to this program.
A few documents are written on the development of cables and
connectors, but most are classified "limited access". Although
a few of these articles may be appropriate to this study, the
majority appear to report on unrelated applications such as sub-
marines, arctic, etc. Some of the unavailable material such as
reports on the development of lightweight coaxial cable assernblies,
and cables with plated on shields appears appropriate.
2
No bibliography concerning cable or connector reliability
per se was discovered. Some information is contained in general
reports and studies that have been written comparing solder, crimp,,
and welded connections, but our survey cannot reference one good
document on the subject other than the reliability analyses which
we are reporting herein.
We found no articleu on cables and connectors and their
specific application to pulse circuits, but there were several
articles (other than books on transmission theory) regarding
hlec„romagnetic Interference U;MI) considerations such as ground-
ing practices, shielding techniques, cable terminations, and
cable losses. Much of this data is useful in pulse applications.
One article (4) regarding grounding and shielding was reported upon
5
in Monthly Progress Report MCR-67-266 (Issue I) (1). Another
paper (5) concerning the same subject compares the shielding
effectiveness of shielded twisted pair and coaxial cable with much
the same results. It is stated that the shielded twisted pair can
provide approximately 20 db attenuation of frequencies below 5kHz
with the twisting providing most of the attenuation to the magnetic
fields that exist. A typical copper braid shield as used on a
coaxial cable will provide typically 40 db of attenuation at 1 mHz
and will drop to less than 10 db attenuation. at 20 kHz. Multi-
point grounding is most effective at higher frequencies unless
ground currents producing strong magnetic fields are exceptionally
3
1high. Single point grounds are considered good for short cables,
but for long cables a single point ground loses its effectiveness
because of obvious attenuation of the ground path. song cables
should be grounded about every 0.1.5 a where T is the shortest wave
length to be carried. Good practical grounding may be a matter
of experimentation and compromises. Other literature reviewed
was redundant or inconclusive.
B. MANUFACTURER'S SURVEY
The cable and connector manufacturer's survey was initiated by
selecting a substantial (approximately 20) list of vendors from
the various buyer guides. Companies selected were listed as
manufacturing any one or all of the following items:
coaxial cable
twisted conductor cables
rf cable
flat cable
associated connectors
While some catelog data was available and reviewed for
several companies, only eight of the companies had local repre-
sentation. Direct contact was restricted to these eight vendors.
While most of the representatives were quite cooperative they
were generally uninformed other than to supply catalog data.
This problem necessitated telephone calls direct to factories.
Since large purchase orders are not a potential part of this study
4
inquiries for technical information generally received a cool
reception. However, we were able to select representative companies
of all products where response to inquiries was excellent. Amphenol
(manufacturing coaxial cable, twisted conductor cables, and various
rf cables plus a large line of connectors), M ethode, and EMI
(manufacturing flat cable) were chosen for a survey trip. The
results of this trip was reported upon in Monthly Progress Report
MCR-67-266 (Issue 2) but a summary of major points is repeated
here:
There seems to be no great effort being made
in the development of specialized round cables and
connectors specifically for aerospace. While only
one company is directly represented in this statement,
other contacts and extensive competition are indica-
tive of an industry-wide trend. The companies are
very receptive to development programs, but many MIL-
items are already known to be adequate for space
applications and not much work is likely in this area
in the near future. Minor modifications in connectors
and cables such as changing dielectric from polyethylene
to teflon is a routine occurrence. The selection of
coaxial cables, both standard and subminiature, and
connectors for shielded application is much greater
than for any other type of cable. We have indicated she
5
immunity to EMI of shielded-twisted pair to be superior,
but this advantage is partially limited by the poor
assortment of connectors available and by loose speci-
fications. Twisted lines loosely specified as coaxial
lines such as RG108A/U are manufactured to more rigid
specifications than the ordinary clan of shielded twisted
pair. Currently there is no "twinaxial" connector
suitable for flying and multi-conductor connectors
must be used with resultant compromises in cable shield
terminations)
 impedance matching and size the connectors.
Nevertheless shielded twisted pair is preferable in low
;^--	 frequency magnetic field environments.
The majority of the work observed for flat cable
consisted of multi-conductor custom cables for internal
package interconnection. One vendor showed a custom
single conductor sandwiched between two flat shields,
but this cable is extremely stiff and unwieldy. The
other vendor made no shielded cables, but recommended
separate shield strips laced to the conductors because
of the stiffness problem. This last approach is being
used by computer companies, but neither the stiff cable
or the laced approach appear very attractive for long
cable runs. Neither vendor had any type of long off-the-
shelf shielded cable.
6
i.t
A more detailed summary of cable and connector state-
of-the-art is presented in the following section.
C. CABLE AND CONNECTOR STATE-OF-THE-ART
Cable which we have already generally classed as round or
flat can be further classified in subdivisions. Major sub-
divisions of all cables are commercial and military. The main
differences between these classes are completeness of speci-
fications, quality and quality control. Round wire or cable is
further subdivided into hook-up wire, multi-conductor cable, and
coaxial cable. Any of these may have varying degrees of shielding
except that a coaxial cable is by its nature shielded. Our
study is restricted to shielded military cables.
Of the shielded round military cables, we will evaluate coaxial
cables and twinaxial cables. Conventional military grade
shielded twisted pair are acceptable for many instrumentation
systems, but where an extensive amount of pulse transmission is
present a tighter degree of control on shielding and twisting
is desired for good EMI rejection; thus, the twinaxial is the
choice. The same statement regarding single conductor versus
coaxial cable is applicable.
We have chosen as representative of the art of the following
Standard 53.5 ohm Coax	 RG58/U
Subminiature 50 ohm subminax	 RG178B/U
7
Twisted Pair 78 ohm twinax
	
RG108A/U
Tow Capacity----digital coaxial 21-999
Typical specifications for these cables are tabulated in the table
of Figure 1. Some comparisons of these cables can be made just
from examining the table.
lowest losses	 RG58
lowest capacity	 21-999
lightest weight	 RG178
Most standard coaxial cable and the RG 108A have polyethylene
dielectric which can be replaced by teflon with custom specifi-
cation whereas most subminiature cables with an RG number already
have telfon dielectrics. From this information, one can see that
the choice of a cable based upon the tabulated data is a matter
of selecting the optimum parameters with a compromise of the rest.
Our program goal will be to evaluate various installations in the
Addressable Time Division Data System for the best choice(s)
based on performance.
The state-of-the-art for flat cables is that there are few,
if any "off the reel" types for general usage. Standard speci-
fications are just not in existence particularly for a suitable
shielded cable. No evaluation of a flat cable is being performed
in this study.
There are several varieties of connectors for coaxial cables;
for example, types N, BNC, TCN, and UHF. Types N and TNC and
8
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related versions of connectors are a screw type which have or are
being used in space applications. The TNC (threaded coupling)
connector is probably the most commonly flown connector because
it is the smallest acceptable connector for standard coaxial cables.
Subminiature cables use a subminiature connector (subminiax) which
is similar to the TNC. The TNC connectors are 50 ohm and sub-
miniature connectors are available in either 50 or 75 ohms to match
the variations in cables. In addition to individual coaxial connec-
tors there are some AN type multi-conductor connectors with coaxial
pins and receptacles. There are twin connectors similar to type
N and BNC. The BNC (bayonet) version is not suitable for space
applications and the connector similar to type N is large and has
not been tested to space environments. Presumably the BNC version
could be converted to a TNC shell, but absolute evaluation is not
possible at this moment. Most installations of shielded twisted
pair consist of the use of multi-conductor AN connectors such as
the Bendix Pygmy version where the two conductors use two pins of
the connector and the shield may or may not be carried through the
connector by a separate pin. No impedance matching occurs and
maximum shielding is compromisedg but the installation can be-
adequate depending'on the environment.
'All of the above connectors except the twin lead are avail-
able with crimp or solder connections. Further description is left
rr	 to the vendor catalogs. In reference to crimp or solderll
10
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fconnection, there seems to be a majority opinion that good crimp
connections are superior to solder joints.
II. OPERATING CHARACTERISTICS OF CABLES
WITH PULSE SIGNALS
General transmission line theory is applicable to the analyses
of cables with stepped or pulsed voltages. A rigorous solution of
a multiple distributed load system such as the Addressable Time
Division Data System is extremely difficult especially if cable
stubs to the loads are involved. Monthly Progress Report MCR -67-266
(Issue 3) (1) presents good emperical solutions for typical systems.
This report is summarized and expanded upon the following para-
graphs:
A. SIGNAL REFLECTIONS, THEIR CAUSES AND EFFECTS
Termination of a transmission line in other than its charac-
teristic impedance can result in reflections. If a line is loaded
with its characteristic impedance and driven by a signal gen-
erator of arbitrary impedance there will be essentially no re-
flections. If the line is tied with cable stubs to the distri-
buted loads it will be impossible to avoid reflections because no
combination of loads can be practically selected to match the
transmission line. If the stubs are degenerated to zero length
represented by a "looped" cable arrangement where the cable goes
from one load to another, high impedance loads along the line will
not disturb the signal if characteristic - germination is employed
at the remote load end of the line. A looped multiplexer system
with high input impedance multiplexers can be driven easily by
12
signal sources with clock rates in the low megacycle region. In
fact, the upper limit of clock rate should be only limited by the
cable parameters: capacity, line loss, propagation delay,
and by the speed of terminating circuits.
There appears to be no significant difference in performance
in systems when operated from current sources(high impedance)
or a voltage source (low impedance) but there are practical
differences which may dictate a choice. A current source must
be operated on a higher voltage than that ,required by the load
and is, therefore, less efficient than a voltage source. A
current source with its high impedance characteristics may
automatically perform the switching or commutating function which
would require separate circuits for a voltage source. A voltage
source is less critical to possible system shortcomings created
by leakage reactances of transformers or inadvertent resonances
because the low impedance provides a good damping factor. An
example of this occurred during the laboratory tests and will
be discussed in Chapter III.
The foregoing statements are not intended to say that
telemetry or other pulse systems cannot be operated without
termination of the lines in their characteristic impedance. As
stated in the third monthly progress report, digital systems with
clock rates up to 500kHs can be operated successfully with high
i
	 impedance terminatigns. Reflections still exist, but their time
13
duration are short compared with information periods. The major
care that must be taken in the operation of an unmatched system is
that the line is loaded adequatelyto limit the magnitude of
voltage steps caused by reflections to a level so that terminating
circuits will not misconstrue exterior voltage transitions as
clock pulses. The obvious advantage of being able to operate a
transmission line with high impedance loading is a reduction in
power consumption (% losses are, of course, greater because of
reflections).
Up to this point in writing, the effects of reflections have
been defined as creating timing errors which can contribute serious-
ly to the malfunction of digital systems. It should be remembered,
however, that summations of signals and their reflections will
create serious amplitude errors in PAM measurements. These can
only be avoided by matching the lines or running a system slow
enough to permit the monitoring of data after adequate time has
been allowed for the damping of the reflections.
The preceding information is well substantiated by the
analyses and laboratory conformation described in Monthly Report
Issue 3.(1)
B. THE EFFECTS OF CABLE PARAMETERS
Cable parameters for the most part, contribute to system
limitations. If a line is terminated in its characteristic
14
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limpedance power consumption is high because most lines have charac-
teristic impedances of 50 to 75 ohms. Voltage source impedance must
also be well defined (preferably quite low) or PAM data cannot
accurately be monitored because of inaccuracies in determining the
voltage division resulting from series combinations of source and
load impedances. The insertion loss due to long transmission lines is
deleterious when compared with low terminating impedances but insertion
losses can contribute to the damping of reflections in a mismatched
digital system. This effect was demonstrated during the cable test
and further described in Chapter III. A quantitative analysis of
dampingeffects will not be attempted herein as lossy lines com-
plicate ideal transmission line theory.	
4
f,
The propagation time of cables which varies with cable design r
creates timing delays of about 1.5 nanoseconds/ft (based on 68%
propagation velocity). This delay time may not be negligible in
high speed systems and more will be said in Chapter IV.
	
f?,
The effects of cable capacity are similar to those of a low pass
filter,;. As the terminating impedance of a line is increased the
overall frequency response will be reduced simply because dominant
loading of the line is capacitive and stored energy cannot be
changed rapidly enough. Therefore, the high frequency components
of the transient voltages will be attenuated and digital pulses
will appear rounded as seen in the photographs of Chapter III.
i
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III. LABORATORY TESTING OF A SIMULATED ADDRESSABLE
TIME DIVISION DATA SYSTEM
Laboratory substantiat ; on of all studies is important in the
respect that high confidence in results should be established and
practical aspects of a system that may have been overlooked in
"paper" analysis can be discovered. A breadboard simulation of
the Addressable Time Division Data System was constructed. This bread-
board contains a programmer, four multiplexers, power supplies
and data sources. Terminal plates containing connectors for
various cables were installed for evaluating cable runs of the
different cables either as data cables or as address cables.
A. THE BREADBOARD SYSTEM
The cost and time involved in the construction of a full
Scale programmer, and multiplexers would exceed the total value
I
of the cable study so the breadboard is simplified. The pro-
grammer generates only one eight-bit address converted to RZ
with eight bit synchronization which is sufficient for proper
clock and synchronization detection by the multiplexers. The
a
clock for this programmer is a laboratory pulse generator which
allows a very wide frequency range of operation. The multiplexers
are each addressed by two bits of the eight bit code but the
synch bit actually synchronizes each multiplexer to the proper
3
two bits.
Very simple synch detection circuits and transformer inputs
to the address system are employed so that the circuits are actually
1
16	 ;a
more critical to good transmission line performance than the more
exotic prototype programmer (2) supplied earlier to NASA (Contract
NAS8-20514). Good operation of the breadboard implies excellent
performance of the more elaborate units under similar circumstances.
Data isolation amplifiers such as used in the flyable proto-
type are not used in the breadboard data measuring circuits be-
cause we are not concerned with isolation of the low impedance
batteries (which serve as transducers) from the data bus. FET's
are employed as data switches because relatively inexpensive low
impedance devices are available.
Schematic diagrams of the programmer and multiplexers are
shown by Figures Nos. 2 and 3 respectively. Figure No. 4 shows
the programmer timing diagram, and Figure No. 5 shows the timing
at the multiplexers. If the timing diagrams are examined, oper-
ation of the system should be self explanatory.
Separate power supplies are used for each of multiplexers and
programmers for the maintenance of separate grounds. If common
supplies were used data and address cable ground returns would
be bypassed by the power supply. A laboratory dual voltage supply
is used for operating the programmer Four power supplies. are
..constructed from filament transformers and a Variac to supply
power to the multiplexers.
Figure No. 6 , is a block diagram of the entire breadboard
17
FIGURE NO. 2. BREADBOARD PROGRAMER
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system and Figure No. 7 is a photograph of the laboratory setup.
The address and data buses are about 100 feet long for any-cable
specimens. The stub sections shown on the diagram are generally
degenerated to zero length, (looped system) except for one repre-
sentative case which will show the difficulties encountered when
stubs exist.
B. THE TEST PROCEDURE
The test procedure is to install and evaluate each of the
four selected cables (RG 58/U, RG108A/U, RG178B, and ;Aphenol
Cable No. 21-999) in both -the address and data bus positions.
Factors to be considered are as follows.
1. The effects of terminating impedances upon the
maximum operating frequency of the system.
2. The effects of terminating impedance upon the
damping time of amplitude distortion due to re-
flections of PAM.
3. The contribution of transmission line parameters
to errors in accuracy measurements of PAM data.
4. The contribution of transmission line parameters
to limiting the maximum operating frequency.
5. A comparison of programmer voltage and current
drive outputs as related to system operation.
6. An evaluation of shield grounding methods as
related to system operation (exclusive of EMI).
22
t	 vv \
J^•
i	 k i i•} i
It
i
•
LID
CQ
tD
,I
• s
-::
'	 ^	 e
23
tea-	 -^.^-.	 -	
• ♦
	 ^ .^ ..^	 ^ •.F• _•. _	 .ten ..!..ib. i ^ M. ♦. _ . ^
If all of the factors are to be appropriately evaluated, care
must be taken in the monitoring of data. An oscilloscope is
adequate for instrumentation, but the use of single ended and
differential amplifiers must be employed so that the simultaneous
monitoring of several data points will not disturb the system
either by loading or the creation of false ground paths. This is
to say that if the programmer output is monitored by one trace and
the address or information of a multiplexer is shown simultaneously
the oscilloscope shall not be commonly grounded to both in such a
manner as to disturb the normal cable interconnecting paths.
C. CABLE EVALUATION
If the effects of cables on the Addressable Time Division
Data System are to be seen in their proper perspective, a know-
ledge of breadboard operation with very short interconnection is
necessary. The breadboard as designed was found to operate with
clock rates from about 20 kHz to 3 mHz. The programmer is the
limiting circuit at the high frequency end and the transformers
in the multiplexer determine the low frequency end. It was later
determined that the bandwidth of the transformers, which were hand
wound, could have been extended by tri-filar winding of the primary
and two halves of the secondary. Although toroid cores are used
leakage reactance of separately wound coils becomes apparent in
pulse applications. Multiple conductor winding is more difficult
and cannot be accomplished by some toroid winding machines but is
24
certainly desirable. In determining the qualities of the data
circuits it should be said that the switching rate of the switches
used is adequate but the internal resistance of the switches is
about 30 ohms which is not truly compatable with 50 ohm termination
of lines or line capacities. The foregoing knowledge is adequate
for the following comparison of the cables:
1) Cables as Address Buses
Thirty foot lengths of RG58/U cable were connected between
programmer and the first multiplexer and between
multiplexers. The "looped" or zero length stub
arrangement was constructed and tested first. Then
the interconnecting cables were changed to provide
20 ft. lengths between" Tees" with first 10 ft, stubs
and then 20 ft. stubs to the multiplexers. The upper
photograph of Figure No. 8 shows the programmer wave-
form for near maximum operating frequency and compares
the addresses of each of the multiplexers in the
loop system when terminated by 50 ohms. The maximum
clock frequency is about 2 mHz. The lower photograph
shows correct decode detected pulses time related to
the address. Multiplexers l through 4 respectively
decode addresses consisting of bit pairs 7-8, 3-49
5-6 1 and 1-2 throughout the test. The decode pulses
should always occur during the two-bit period follow-
25
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irg tho addresses. Figure No. 9 shows addresses and deoode
pulses for the same configuration, but with a 470 ohm
load; note that multiplexer 1 has malfunctioned. Deter-
ioration of the addresses because of reflections is appar-
ent. Figure No. 10 shows the addresses and decode pulses
of each of the multiplexers when the main cable is ter-
minated in 50 ohms and each multiplexer is attached with
a 10 ft. stub. Multiplexer operation as shown in Figure
10 was satisfactory. The upper half of Figure No. 11
shows the degradation in addresses as the stub length
was increased from 10 ft. to 20 feet and the lower half
of the figure shows further deterioration of the
addresses when the load is changed to 470 ohms. As
expected, the system malfunctioned with the last arrange-
ment.
Twenty-five foot lengths of RG108A/U were conr , ;6ted in
the "looped" address cable configuration terminated
by 82 ohms at multiplexer No. 4. Figure No. 12 com-
pares the addresses and the decode pulses at maximum
operating frequency. The comparative pulses are very
similar to those shown for the RG58/U cable. Mis-
matched characteristics which are not illustrated
are also similar to those of RG58/U.
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The RG108A/U cable was replaced by an address cable con-
sisting of the No. 21-999 Amphenol digital cable.
Exact characteristic impedance of the cable-was not
available at the time of testing so 82 ohms was left
on the line.	 Operating characteristics were very
similar to the proceeding cables and no photographs
are included herein.
Operation with the RG178/U cable in "looped" address
cable configuration was perceptibly different from
the other cables.
	
The system would not work at all
With the line terminated in the characteristic impedance.'
This can be explained by the high resistance of the
line which is about 0.23 ohms/ft. 	 With a 100 foot
line and a 50 ohm load the voltage of the far multi-
plexer is only about two-thirds of that generated by
the programmer.	 This high resistance factor seems
very disturbing at first but when the system was
loaded with 470 ohms operation was slightly superior to
all other cables with any termination. 	 The system
would run properly at the maximum 3 mHz rate but
Figure No. 13 shows correct operation at 2 mHz so
that it can be compared with the other illustrations.
If the Figure No. 13 photograph is.compared with
S
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Figure No. 9 the distortion of the information when
using the RG 178B/U cable load with 470 ohms is clearly
less than that for the RG58/U. The most reasonable
explanation is that the high line loss of the RG178B/U
tends to absorb the reflections to the extent that
they are not damaging.
2) Cables as PAM Data Buses
Where cables are used for monitoring PAM data the receiver
cannot practically have an impedance to match the line
because cable and transmitter losses will contribute
measurable errors. While a single signal source
t
'	 presents no serious calibration problem, multiple
sources would require individual and tedious cali-
bration for error restrictions of 1% or less. This is
primarily due to variable cable lengths offering var-
iable loss between transmitter and detector. The
best solution is to design central monitoring circuits
with an input impedance as high as practical. Ten
times the characteristic impedance of the line is a
reasonable evaluating load and all of the lines were
tested with this type of loading.
The thirty-foot lengths of RG58/U cable were connected
in the "looped" data bus configuration with a 470
ohm termination at the receiver. Figure No# 14 shows
34
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that the data is fairly free of reflections in about
3-microseconds: The data sequence shown on the dia-
gram is MPLX 1 1
 4, 2 and 3. Data from multiplexer 1
is not shown flat in a 5-microsecond period but this is
because that driven end of the line was open. The
exponential curve represents the discharge of the
stored energy provided by multiplexer 2 into the 470
ohm load (calculated time for 5 time constants =
(5)(2850pf)(470 ohm)(10 12 )
 6,7,u sec	 . In all cases
the switching times will be less if the data switch imped-
ances approach zero. The apparent time for atten-
uation of reflections, however, remains nearly constant.
Accurate theoretical analysis of the reflections of
Figure No. 14 is almost impossible because impedance
of the data switches cannot be accurately defined
during switching, Figure No. 15 shows sample times
of 20 microseconds where the data becomes quite flat.
The RG58/U was next connected in the "teed" con-
figuration with 20 ft. spacing and 10 ft. taps.
Figure No. 16 shows considerable degradation of data.
Note that some of the reflections are quite percep-
table after 4 microseconds.
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The 25-foot lengths of R0108A/U were connected as data
buses with an 820 ohm termination at the receiver.
Figure No. 17 shows the results. There is not great
difference between-.,the data transmitted by RG58/U
and RG108A/U although the reflection damping time for
the RG108A/U seems slightly shorter.
The very good damping characteristics of R0178A/U
are illustrated in the analog application shown
in Figure No. 18. The line is terminated itt the
receiver with 470 ohms. Of course, this photograph
does not illustrate amplitude inaccuracies due to
the high cable resistance.
The digital cable showed no particular advantages
over other cables and no data is included herein
for the cable as an address cable.
D. VOLTAGE DRIVE VS CURRENT DRIVE
We have had several discussions regarding the relative merits
of current drive versus voltage drives both for digital and analog
dai.q-_< Voltage drive implies a low impedance source where the
power output efficiency, of the driver is high. A current drive
is a high impedance source where the current can be proportional
to an input drive signal. Repeating an earlier statement, this
driver will be less efficient for an equal voltage across the	 -
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load (compared with voltage source). The current driver has an
advantage over a voltage source, in that a current source can be
its own line switch. Other characteristics seem similar but dis-
cussions never entirely resolved this fact in all minds, so lab-
oratory testing was proposed..
RG108A/U cable was used as an address cable with the output
of the programmer converted to about a 50 ma current source. The
system did not function correctly even though various current
arrangements were tried. Figure No. 19 shows a very distorted
address at the output of the driver and not a good waveform at
r
	multiplexer No. 2. None of this operation seemed logical so all
multiplexer loads were removed and the line just terminated with
a resistive load. All waveforms appeared much better as shown
by Figure No. 20.
Since the calculated impedance of the multiplex-cxs appear
high one must believe that the transformers are deficient. Con-
sequently, commercial transformers were substituted at each point.
The results shown by Figure No. 21 are good. The only apparent
discrepancies in transformers was believed to have been in leak-
age resistance, so one of the multiplexer transformers was rewound
tri-filar and reconnected to the line. This change resulted in
as good performance as was given by the commercial unit.
A very general comparative statement may be made regarding
voltage versus current drive which is that, circuits which may
42
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1
contain reactive elements resonant at some frequencies may be
driven by voltage sources as was done for the majority of these
tests. However, if good transformers are employed ;he choice of
drive may be a matter of personal preference. To confirm this,
let us show Figure No. 22 which is the voltage drive comparison
of addresses at all multiplexer positions with multiplexers re-
moved. While these waveforms are still superior to the current
drive waveforms the significance is small.
E. CRITIQUE OF TEST RESULTS AND
RECOMMENDATIONS FOR CABLE SELECTIONS
We do not claim that our study of the cable types in oper-
ating the Addressable Time Division Data System are exhaustive
tests for all representative cables. We do feel, however, that all
results conform to general transmission line theory and are repre-
sentative of all cables with similar characteristics. The tests
do point out the limitations that the various cable parameters
impose upon system designs, and, as a secondary consideration,
some recommendations can be evolved concerning the design and use
of coupling transformers for address and data coupling.
The original goals of this study are to make recommendations
for the selection of cables and connectors based upon maximum
reliability, minimum weight, minimum size, and optimum performance.
Our study shows that there is no single cable that accomplishes all
of the optimum requirements for a given application.
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If all information is digital (address and data) subminiature
coaxial cables are the best choice if low fregv'ency EMI levels are
low. Except for the general considerations discussed earlier in
the report we cannot well define the EMI limitation without testing.
The subminiature cable is the lightest, there are numerous flight-
proven TNC type subminax connectors available, and circuit operation
is excellent. Since the cable is lossy it provides some damping
of reflections and higher frequency operation is possible with less
loading than is required for other lines. It'may be stressed again
that the greatest advantage of being able to use a high impedance
termination is that system power requirements are less than for a
matched line. This is not to say that the unloaded cable is the
most efficient because maximum power transfer does occur when the
line is matched. Circuit designs must consider resultant voltage
drops because of the line losses but the high impedance loads
help1 to minimize these difficulties also. If the information to
be transmitted is analog (PAM) the subminiature cable is not espe-
cially attractive because, as mentioned before, the variable cable
loss from different transmitters makes accurate amplitude detection
very difficult.
The preferred cable from an operational standpoint is a
shielded twisted pair. Common mode noise rejection is good,
cable losses relatively low and ground . isolations can be accom-
plished. Disadvantages are weight and poor connector choices.
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Multiple conductor AN type connectors provide the best mechanical
terminations but are bulky for single cable applications as well
as contributing some discontinuity to shielding. TNC connectors
with twin lead inserts would provide good electrical features but
the twin lead pints and socket arrangements appear fragile and would
be subject to installation damage. No doubt a good connector can
be developed but the none seem to exist.
If terminating circuits are designed to avoid ground loops
and ground currents can be otherwise avoided and low frequency
EMI is not prevalent the best PAM cable appears to be a conven-
tional coaxial'cable. Weight is moderate, connectors are plentiful
and operation is good.
A practical multiplexer system may be constructed with all
cable terminated at one end with about 10 times the characteristic
impedance of the cable. It is desirable that all multiplexers
have much higher impedance than this, say about 100 times the
characteristic impedance. While the "looped" cable arrangement
is definitely superior to a "teed" cable arrangement, multiplexers
can be connected to the main cables by 10 to 20-feed stubs for
operating frequencies below about 1-megacycle. No loading of the
"teed" system is required other than 10 timea the characteristic
impedance of the line loaded at the most remote receiver. If any
data rates exist above 1 mHz the "looped" system is always re-
commended. If rated are above about 5 mHz the cables should have
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matched terminations regardless of cable type. Recognized ground-
ing procedures shall be followed and modified by experimentati.oa
if necessary. One very important procedure was observed in our
testing of shielded twisted pair and that was: ground the shield
at every multiplexer for the lowest noise. No distinct differences
were observed for grounding of coaxial shields..
Optimum reliable applications of the cable are mostly inde-
pendent of the cable selection (with the exception of comments
concerning connectors). Recommendation for usage of redundant
cables, redundant circuits, and redundant systems are presented in
Chapters V and VI.
The possibility of using transformers for cable couplings and
to provide ground isolation and common mode signal rejection have
already been mentioned herein and in the monthly progress reports.
Testing in this program illustrated acceptable high frequency
operation of such transformers even though their leakage reactance
was high while Figure No. 23 shows the breadboard system operating
at a slow clock rate of about 70 kHz as compared with test rates
of 2 mHz. Our experience with the improvement in coupling by
multi-filar windings even on toroids indicates that transformers
can be wound to work at lower frequencies and yet retain realtively
good characteristics in the low mHz region. Contributing further
to good coupling is the use of the smallest possible core which
will accept the number of turns required for the lowest frequency
50
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of operation considered. We can generally suggest that opera-
.	 6	  gg	 P
tional amplifiers may be replaced by transformers in many broad-
band pulse applications where the amplifier is not paramount for
impedance matching. The transformer networks will be less com-
plex, less costly, and smaller or at least compatible in size
with the replaced circuitry. Common mode rejection of a good
transformer can be higher than an integrated circuit amplifier.
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IV.	 SYNCHRONIZATION
Data acquisition systems or parts thereof such as the Addres-
sable Time Division Data System require methods of correlating
addresses from the central unit to the multiplexer decoders and
4
commutated return data.	 Cables with their inherent delays and
reflections due to mismatched terminations contribute some pro-
blems to synchronization but the following paragraphs will explain
that synchronization of a practical system operating in the kHz
x
to low mHz should not be difficult.
A.	 ADDRESS SYNCHRONIZATION
Synchronization of an address to a multiplexer decoder involves
no more than being able to identify which is the start and which
is the end of a programmed address.	 In the Addressable Time x
Division Data System we have chosen to identify the last bit of
an address by a double amplitude pulse. 	 Earlier studies indicated
that this technique gives one of the more efficient and reliable
f
systems of synchronization and we have no reason to change this
philosophy.	 There are other methods of synchronization such as
sync codes, double width pulses and phase reversals but none of
these studied seems as readily, implemented as the double amplitude
pulse.	 In addition to word or address synchronization it is de-
sirable to have synchronization of the-individual bits within a
multiplexer.	 Asynchronous loading of addresses into a multiplexer
_
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C.is possible but problems involved in clocking resultant data weigh
heavily in the favor of an entirely clocked system * Individual
bit synchronization can be achieved by distributing the central
programmer clock around the system via a separate clock line, by
.synchronizing a free running clock in each multiplexer to the
address, or by deriving the clock from the address data. Dervation
of the clock is simple, provides positive data synchronizationg
and saves one cable-if an unambiguous waveform is used such as the
bi-polar RZ form used in the Addressable Time Division Data System.
Cable delays have no effects upon proper decoding of the various
multiplexers and reflections are (only harmful where they are large
enough to be erroneously detected as address bits.
B. DATA SYNCHRONIZATION
Almost all of the synchronization problems in a distributed
multiplexer system occur in the recovery of monitored data.
Line delays and reflection delays can contribute to the acquisition
of wrong data. If clock periods are long, when compared with
delay periods, variable delays ofdata return from the individual
multiplexers can be discounted and the data of each multiplexer
can be timed out by its own clock as derived from the address.with
no particular problems. PAM data can be sampled from near the
middle of a pulse by employing a fixed delay at the A-to-D converter,
POM data clocked by the derived clocks of a slow system can be
monitored by _a central processor without special regard to the
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relative delays also. Use of the central processor clock may
at most only result in neglible shortening of the data pulses.
PCM data can also be sampled where a clock in the-A-to-D
converter is only synchronized to the appropriate decoded address.
The only real restrictions on this technique are that the A-to-D
converter clock must be fast enough for the full conversion to
i
occur in the allowed sample time, and the form of PCM data trans-
mission must be acceptable for reconstruction-of the data clock
at the receiver. An RZ wave form or any of several types of NRZ 	 j
i
codes provide information for positive recovery of such a clock.
Of course, a clock line may interconnect all of the multiplexers
with the central processor for the purpose of transmitting the
individual A-to-D converter clocks back to the central unit for
data input clocking. Figure No. 24 shows the multiplexed data of
the breadboard with PCM data multiplexed by the first multiplexer.
The figure illustrates proper synchronization of all eight-bit
codes within the sample period. Let it be emphasized here that
this asynchronous data would have to be transmitted back either in
a form which allows clock derivation or in conjunction with a
i
clock on another line. Otherwise, positive identification of^the	 i
i
data is not always possible. 	 j
I
If PCM data is to occur at a high frequency where a bit time
is close to the maximum delay time of the system, the looped data
bus we have shown will be difficult or impossible to use. Ifs
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however $ the multiplexers are connected with the address sequence
1 $ 2 9 3 9 4.(relative distance from the control unit) and the data
return sequence 4,3,2,1, all data is returned to the central unit
with approximately the same delay and the delay time is of little
consequence in the performance of the system. Such a system
connection $ which was first described in monthly progress report
No. 4, is shown below.
4— Data
Central
MPL
	
MPL	 MPL MPLControl	 X	 X	 X	 X
— Address
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V.	 ADDRESSABLE DATA SYSTEM RELIABILITY -
x
The four most feasible system configurations developed in
the termination and synchronization study have been analyzed to
determine their relative reliability. 	 These configurations,
shown in Figure V-1, are briefly described below. 	 Each configu-
ration has one central control unit, CCU, and 4 thirty-two than- a
ii
nel remote measuring sources, RMS, for a system capacity of 128 z
channels.	 Configuration IA has been chosen as the basic configu-
ration since it has one address cable and'one data cable.	 IB is
the same as IA except the "loop" configuration provides identi-
cal delay between any address and the corresponding data.	 Since
the part count is the same as IA, the reliability is the same.
Configuration II has redundant address and redundant data cables.
Some additional circuitry is necessary in both the CCU and RMS's. j
Configuration III uses two cables with addresses and data time
multiplexed on each cable to provide cable redundancy using a .3
minimum number of cables.
	
This configuration requires a modest
increase in circuitry of the CCU and considerable changes in the Y
-RMS's A/D converters.	 This also doubles the address bit rate and
a little more than doubles the returned data rate.
r
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The advantages and disadvantages of each configuration are:
Configuration I
Advantages - Minimum complexity
Minimum weight
s^
Disadvantages	 Highest failure rate
Configuration II
Advantages - Medium complexity
Redundant cables f
Lowest failure rate
Disadvantages - Highest number of cables
Configuration III> .Sr
Advantages - Medium failure rate
Low cable number
Redundant cable operation
Disadvantages - Complexity
Double bit rate 4
Since the analyses are only comparative, no environmental
or time factors were used in the calculations. 	 Thus the most
reliable system is the one having the lowest failure rate,
;i
Table V-1 shows the calculated failure rates for the four con-
figurations and the four cases considered for each. 	 The actual
f :,
E
calculations are contained in the appendix.	 These numbers are
considerably smaller than those obtained previously due to more ;.
r^
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extensive use of integrated circuits and lower failure rates
for the piece parts.
	
Table V-2 gives the generic failure ratesq
"FR' and the application factors, KA t used in the calculations.
These are Voyager numbers and resulted from a consensus of the
associated contractors.
TABLE V-1
FAILURE RATES PER MILLION HOURS F
Configuration 	 Case
2&3 4
IA & tB 31.38814 22.57054 3.94798
11 30.34814 21,53058 3.36302
111 30.63644 21.81924 3.70156
The four cases investigated are based on different failure
definitions as follows:
Case 1 , Lose of any channel
r4
Case 2 - hose of two channels
Case 3	 Loss of all data from one _RMS E
Case 4	 Loss of all data from all RMS's
,a
Table V-1 shows the name 'failure rates for Cases 2 and 3
because they differ only in the eighth or ninth significant
_ figure.
3
T
A
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TABLE V-2
'	 FAILURE RATES, GFR, AND APPLICATION FACTORS, KA
FR(10)Component
Total
 -- --	
_ %
f +I KShort Open Rating j	 A
CAPACITOR,
Ceramic or Porcelain .004 10 .22
j 20 .6
i 50 2.7
70 7
CAPACITOR, Tantalum .02 20 2.9
6o _3.8I 100 5
CONNECTOR, Static .000 .00005 .00005 2 pin 1.4
per pin 36 pin 16
CRYSTAL .01 1, ,.
DIODE .006 .004 .002 10 11
INTEGRATED CIRCUIT .02 .013 .007 1
JOINT,- Soldered .0001 1
JOINT, Welded Assuued in co ponent failure rte
POTENTIOMETER, .004 10 1.8
Composition
RESISTOR, Metal Film .003 .0003 .0027 10 .94
30 1.5 u,#
TRANSISTOR, Silicon .01 .007 .003 10 .07
25 .1
TRANSISTOR, Field .02 .013 i	 .007 10 -07
Effect f H
P.C. Board .01 1
f
t
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A functional description of the system is given below using
configuration I as the base.	 The other configurations perform the
same functions in a slightly different manner.	 The appendix con-
tains a more detailed description of all configurations.
The CCU provides system.synchronizat ion, generates and trans-
mits the address sequence to the RMS's, accepts data from the
RMS's and transmits the data to the transmitter modulator. 	 As
shown in the block diagram, Figure V-2 1 the configuration I CCU
consists of a clock, an address generator, a PCM output register
and driver, and a power supply.
Cl-	 The address generator supplies 7200 10-bit serial addresses
per second with address groups occurring as shown in Table V-3.
TABLE V-3
ADDRESS REPETITION RATES
No. of	 Address	 No. Times Repeated Time Slots
Addresses	 Type	 Per Second per Second
6	 SYNC	 120 220
34	 Data	 120 4080
54	 Data	 40 2160
10	 Data	 12 120
30	 Bata	 4 120
63
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This format is similar to those presently in use.
The other blocks in the CCUare self explanatory.
Each remote measuring source (RMS) (Figure V-3) for con-
figuration I consists of 4 eight-channel analog switch modules,
32 diode modules, an address processor, an amplifier, an analog-
to-digital converter and line driver, and a power supply.
The CCU for configuration II is similar to that for con-
figuration I except that redundant address line drivers and data
j	 input circuits are utilized.
The RMS for configuration II is similar to that for con
1	 figuration I except that redundant address processor input cirLIPr
cuits and redundant data output circuits are utilized.
The CCU for configuration III has an address generator that
operates at twice the previous clock rate, but is "on-line" only
half the time; redundant address line drivers with disconnect
switching are use; the PCM data input circuit has redundant pro-
cessors and a temporary data storage register; and the PCM out-
put register has been modified to accept parallel data from the
storage register,
The RMS for configuration III has an address processor
similar to that used in configuration II but with slightly dif-
ferent connecetions to accommodate interleaved addresses and
data. The A/D converter has extensive changes incorporated to
(	 accomplish interleaving of the addresses and data.
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Comparative Reliability for the Various Configurations
Table V-4'gives calculated failure rates for . the configurations
jand cases analyzed.	 Examination of these failure rates produces .
the following information:
I a.	 In all cases, configuration II has the lowest failure rate
with III next and I last. 	 Configuration III has less
cabling but the additional synchronization circuitry
raises its failure rate over that of configuratik:n II.
b.	 When loss of any data is considered a system failure,
case I; there is no significant difference in the con-
{^{
l
figuration failure rates.	 However, in case 4 9 where
i
loss of all data from all RMS ' s is considered a failure$
configuration II is significantly superior to the other
configurations and configuration III is superior to
configuration I.
co	 In case 4 where a failure is the loss of all data most
a
of the failure rate is attributable to the central con-
trol unit.
r
C
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I
VI.	 RECOMMENDATIONS FOR
RELIABLE ADDRESSABLE DATA SYSTEMS
l	 'l
The recommended system configuration and circuitry depends on
the system data rate, and how vital it is to obtain the data.
The analyses in Chapter V indicate that there is not much
difference between the four configurations and that, for the con-
figurations analyzed, the cable and connectors have a relatively
minor effect on system reliability.
Therefore, for a system where the data is relatively un-
important, a configuration similar to configuration I would be
recommended.	 It is the least complex and the lightest in weight.
When the data is of medium importance a configuration similar
to that of Figure VI-1 is recommended.
	 This is a parallel redun-
dant system and whileit is twice the weight of a single system,
erroneous data from either outputcan generally be identified
:r
and the total failure rate then becomes the product of failure
rates of each half.
	 Thus, if configuration I is used for both
halves, the failure rate for loss of any data becomes
1(31-388)(1o)
-li
k
2 or 0.001 failures per million hours.
If the data is of vital importance, a triple redundant system
can be used and the failure rate becomes [(31.388)(10)-613 or
s
0.000,000,03 failures per million hours.
In this data system where digital signals are transmitted
t
between units via interconnecting cables, the interface circuitry
r_	
_
e
cz
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Figure VI-1 9	Parallel Redundant Configuration
r
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° used is affected to a considerable extent by the system data rate.
i
Simpler circuits can be used in a low data rate system than in
high data rate system. 	 A high data rate system is one where twice
s
the propagation delay over the longest path is more than one third
of the shortest transmitted pulse width.
	 This occurs at data
rates of about 500 kilobits per second when the longest path is
about 100 feet.
A high data rate system requires additional circuitry to
x detect broken cables.	 This is necessary to avoid improper
operation caused by reflections from the fault.
	 The usual result
	
<^
is generation,of extra clock pulses in the RMS's.
	 The air-
cuitry for low data rate systems was used in the reliability
analyses of Chapter V, but the relative merit of the configurations
	
f4
would remain about the same with the additional circuitry.
{
1
F
r
k
71
tt

tAll failure rates in this appendix are per million hours.
CONFIGURATION I - Case 1
Description N G % KA NG	 KFR AStress
CCU 1-1 1 2.73914 - 1 2.73914
a^
RMS 1-1 4 6.59648
- 1 26.38592
Wire 276 .008
- 1 2.208
Connection, Sensor 256 .0001 1.8 .04608
Resistor, Terminating 2 .003 30 1.5 '_00
31-38814
CCU I - Case l
Description N G % KA I^GK
AStress
Clock 1-
.07362 - 1 .07362
Address Generator I-1 1 .9013 - 1 .9013
Line Driver 1-1 l .09814- - 1 .09814
Sync Word Generator I-1 1
.5975 - 1 •5975
PCM Output Register I & Output Driver
	 1 .21086 - 1` „21086
Power Supply, CCU 1 .8211 1 .8211
P.C. Bcard 1 .01
-
1
Connector, 2 pin 4 '.0002 - 1.4 40112
Case 1 .0005 - 1 .0005
cover 1 .015 - 1
.015
Gasket 1 .01 - 1 101'
2.7391T+.
1
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Description N GFR % K NGjVKA
-
Stress
Clock
Transistor 2 .01 10 .07 .0014
Resistor, Metal Film 6 .003 10 .94 .01692
Capacitor, Porcelain 5 .004 20 .6 .012
Coil 1 .01 850 2 .02
-	
Crystal 1 .01
-
1 .01
Joint, Soldered 33 .0001 - 1 .0033
P.C. Board 1 101 - 1 .01
.07362	 7
Address Generator I _ Case 1
I.C. Digital 42 .02 - 1 .84
Joint Soldered 513 ,0001 - 1 .0513
P.C. Board - 1 .01 - 1 .01
.9013
Line Driver I-1
Integrated Circuit 2 .02 - 1 .04
Transistor, Signal 4 .ol 10 .1 .004
' Transistor, Driver 2 .01 25 .07 .0014
Diode,_Signal 2 .006 10 .1 .0012
Resistor, Metal Film 12 .003 10 .94 .03384
Joint, Soldered 77 .0001 - 1 .0077
P.C. Board 1 .01 - 1 .01	 l
.09814
Sync Word Generator I-1
I.C. - Digital 28 .02 - 1 .56
Joint, Soldered 275 .0001 - 1 .0275
P.C. Board 1 .01 - 1 .01
..5975
PCM Output Register I and
Output Driver
I.C. Digital 9 .02 - 1 .18
Transistor 1 .01 10 .07 .0007
Resistor, Metal.Film 3 .003 10 .94 .00846
Joint, Soldered 117 .0001 - 1 .0117
P.C. Board l .01 - 7 .01 __
.21086
(continued on next page)
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Description N G
FR % KA NG	 KFR AStress
Power Supply - Central Unit
Transformer, Power 1 .127 850 .1 .0127
Inductor 3 .127 850 .1 .0381
Transistor, Switching 7 .01 10 .07 .0049
Diode, Power 10 .006 50 .3 .018
Diode, Signal 2 .006 10 .1 .0012 k
Diode, Zener 1 .006 25 .2 .0012 }
Capacitor, Tantalum 9 .02 60 3.8 .684
Capacitor, Ceramic 1 .004 50 2.7 .0108
Resistor, Metal Film 11 .003 30 1.5 .0495
Joints, Soldered 7 .0001 - 1	 .000
.8211
4
REMOTE MEASURING SOURCE I - Case 1
r: Description N GF KA NGFRKA
Switch Module 1-1 4 .63444 1 2.53776
Diode Matrix 1-1 32 .00488 1 .15616
Address Processor I-1 1 .77062 1 .77062
Amplifier 1 .40982 1 .40982
A to D Converter I-1 1 1.27412 1 -1.27412
Power Supply, RMS 1 1.2959 1 1.2959
PC Board 1 .01 1 .01
Connector,.36 pin 2 .0036 16 .1152
Connector, 2 pin 5 .0002 1.4 .0014
Case 1 .0005 1 .0005
Cover 1 .015 1 .015 tGasket 1 .01 1 .01
6.59648
f	
::
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Description N GFR % K NGFRKAStress
Switch Module I --Case 1
I.C. Logic 2 .02 - 1 .04
Transistor, NPN .16 .ol 10 .07 .0112
Transistor, PNP 8 .01 10 .07 .0056
Transistor, Dual MOSFET 16 .04 10 .07 .0448
Resistor, Metal Film 112 .003 10 .94 .31584
Capacitor, Porc. or Cer. 16 .004 20 .6 .0384
Capacitor, Tantalum, Solid 2 .02 6o 3.8 .152
Diode, Signal 8 .006 -10 .1 .0048
P.C. Board 1 .01 - 1 .01
Joint, Soldered 118 60001 - 1 .0118
.6^3 4Ti
Diode Matrix I - Case 1
Diode 5 .006 10 .1 .003
Connector, 6 pin 1 .0006 - 2.3 .00138
Joint, Soldered 5 .0001 - 1 .0005
.004$8 E
Address Processor I - Case 1
I.C., Linear 2 .02 - 1 .04
I.C., Digital 22 .02 - 1 .44
Transistor, NPN 2 .01 10 .07 .0014
Diode, Signal 1 4 .006 10 .1 .0024
Resistor, Metal Film 26 .003 10 .94 .07332
Capacitor, Cer. or Porc. 5 .004 20 .6 .012
Capacitor, Tantalum, Solid 2 .02 60 3.8 . .152
P.C. Board 1 .01 - 1 .01
Joints, Soldered 395 .0001 - 1 .0395
•77062
Amplifier
Transistor, Dual FET 1 .04 10 .07 .0028 iTransistor, Dual NPN 1 002 10 .07 .0014
Transistor, Dual PNP 1 .02 10 .07 .0014
Transistor, MOSFET 1 .02 10 .07 .0014
,Transistor, PNP 1 .01 10 .07 .0014
Transistor, NPN 1 .01 10 .07 .0007
Integrated Circuit Ampl. 1 .02 _ 1 .02
I.C., * Single Shot'•Multi. 1 .02 - 1 .02 i
.Capacitor, Tant., Solid 2 .02 20 2.9 .116
2 .02 60 3.8 .152
Capacitor, Cer. or Porc. 6 .004 20 .6 .0144
Resistor,_ Metal Film 21 .003 10 .94 .05922
f
(Continued on next page)
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Description N G
FR
% KA NG	 KAFR
I
Stress
_
Amplifier ,(Continued)
Diode, Zener 1 .006 25 .2 .0012
Potentiometer 1 .004 10 1.8 -.0072
Joint Soldered 7 .0001 - 1 .0007
P.C. Board 1 .01 - 1 .01
.40982
Analog to Digital Converter
I - Case 1
Transistor 3 .02 10 .07 .0042
I.C., Linear 5 .02 - 1 .1
I.C., Digital 24 .02 - 1 .48
Driver, MOSFET 17 .02 - 1 .34
Transistor, Dual MOSFET 8 .04 10 .07 .0224
Diode, Signal 1 .006 10 .1 .0006 E`
Diode,-Zener 2 .006 50 .3 .0036
Capacitor, Cer. or Porc. 7 .004 20 .6 .0168
Capacitor, Tantalum, Solid 2 .02 60 3.8 .152
t
Resistor, Metal Film 31 .003- 10 .94 .08742
Joints, Soldered 571 .0001 1 .0571
P.C. Board 1 .Dl - 1 .Ol r^
1.27412
Power Su	 1	 RMSpP Y+
Transformer, Power 1 .127 8.5 .1 .0127
f-
Inductor 3 .127 8.5 .l :0381
Transistor, Linear 2 .01 25 .1 .002
Transistor, Switching 7 .01 10 .07 .0049 E
Diode, Power 8 .006 50 .3 .0144
Diode, Signal 7 .006 10 .1 .0042
Diode, Zener 3 .o06 25 .2 .0036 t°
I.C. Linear 2 .02 - 1 .04
Capacitor, Tantalum 13 .02 60. 3.8 .988
Capacitor, Ceramic orPorc. 9 .004 50 2.7 .0972
Resistor, Metal Film 20 .003 30 1.5 .09
Joints, Soldered $ .000l 1 .0008
1.2959
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CONFIGURATION I - Case 2 & 3
Description N GFR % KA	 NG	 KA €
Stress
CCU I-1 1 2.73914 - 1	 2.73914 I
RMS 1-2 4 4.9156 - 1	 19.6624
Wire 20 .008 - 1	 .16
Resistor, Terminating 2 .003 30 1.5	 .009
22.57054
-	 REMOTE MEASURING SOURCE I - Case 2 & 3
Description N GFR KA NGFRKA,
i
Switch Module I-2 4 .26366 1 1.05464
Diode Matrix 1-2 32 .0023 .0736
Address Processor I-1 1 .77062 1 .77062
Amplifier7 1 .40982 1 .40982
A/D Converter I-1 1 1.27412 1 1.27412
Power Supply 1 1.2959 1 1.2959_
P.C. Board
Connector,
1
2
.01
.36(10)-6 
1
16
.01	 611.52(10)-36 pin
Connector, 2 pin	 - 5- .0002. 1.4 .0014
-	 Case, Cover & Gasket 1 .0255 1 .0255
4.91
Description N Mode GFR %	 K NGFRKAStress
Switch Module - Case 2 & 3
I.C. Logic 2 0 .013 -	 1 .026
Transistor, NPN 16 S .007 10	 .07 .00784
Transistor, PNP 8 S .007 10	 .07 .00392 f
Transistor, Dual MOSFET 16 S .026 '10	 .07 .02912 j
Resistor, Metal Film 112 S .0003 10	 .94 .03158
Capacitor, Porc. or Cer. 16 N - 20	 .6 -
Capacitor, Tantalum, Solid 2 E .02 60`	 3.8 .152
Diode, Signal 8 S .004 10	 .1 .0032
P.C. Board 1 E .01' -	 1 .01
Joint, Soldered 118 N - -	 1 -
.26366
i
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Description
	
N Mode	 G
FR
%	
K 	 NGFRKAStress
Diode Matrix - Case 2 & 3
Diode	 5 S	 .004 10 .1	 .002
Connector, 6 pin	 1 S	 -0003 - 1	 .0003
Joint, Soldered	 5 -	 - - 1	 -
.0023
SYSTEM 1 - Case 4
Description	 N G FR
%
K 
	 NGFRKA
Stress
CCU 1-1	 1 2.73914 - 1	 2.73914
RMS 1-4	 4 .25996 - 1	 1.03984
Wire	 20 .008 - 1	 .16'
Resistor, Terminating	 2 .003	 30 1.5	 .009
`y{ , 3.94
a
REMOTE MEASURING SOURCE I - Case 4`
Description
NGFR K 
NGFKA
Switch Module I-4 4	 .04312 1 .17248
fr
Diode Matrix 1-4 32	 .0003- 1 .0096 Ai
Address Processor 1	 - 1 -
Amplifier 1	 - 1 -
A/D Converter 1-4 1	 .04098 _1 .04098
Power Supply 1	 - 1 -
P.C. Board 1 	 .01 1 .01
Connectors 36 pin 2	 -
Connector, 2 pin 5	 .0002 1.4 .0014
Case, Cover & Gasket 1	 .0255 1 .025-
.25996
I
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Description N	 Mode GPR % K NGFRKAStress
Switch Module I - Case 4
I.C. 2	 0 .013
- 1 .026
Transistor, NPN 8	 S .007 10 . .07 .00392
Transistor, PNP - _
Transistor, Dual MOSFET - ..
Resistor, M.F. -
Capacitor, Porc. or Cer. -
Capacitor, Tant., Solid
Diode, Signal 8	 S .004 10 .1 .0032
P.C. Board 1	 E 101 1 .01
Joint, Soldered -
.04312
Diode Matrix - Case 4_
Diode - _
Connector, 6 pin 1	 S .0003 - 1 .0003 r-
.0003
..
Address Module -Case 4 NO EFFECT
Ainplifier - Case 4 NO EFFECT
A/D Converter I - Case 4
Transistor 2	 S .007 10 .07 .00098
I.C. 2	 E .02
- 1 .04
.04098
Power Supply - Case 4 NO EFFECT
CONFIGURATION II - Case 1
Description N
GFR
KA NGFRKA
CCU 11-1 1 2.6347 1 2.6347
RMS II-1 4 6.40484. 1 25.61936
Wire (sensors). 256 .008 1 2.048
Connection (sensors)
	
256 .0001 1.8 .04608
- 30.34814
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CCU II - Case l
Description
	 NGFR	 KA	 NG,RKA
Clock	 1	 .07362	 1	 .07362
Address Generator I-1	 1	 .9013	 1	 .9013
j	 Line Driver I (Parallel Redundant) 	 2	 .09814	 Prod.	 .0096(10)-6
Sync Word Generator 1 -1	 1	 .5975	 1	 .5975
PCM Output Register II & Output . 	1	 .20512	 1	 .20512
Driver
Power Supply	 1	 .8211	 1	 .8211
P.C: Board	 1	 .01	 1	 .01
Connector, 2 pin
	
2*	 .0002	 1.4	 .00056
Case, Cover & Gasket	 1	 .0255	 1	 .0255
2.6347
• Address Output & Data Input connectors are redundant
l
f	 _'	 PCM OUTPUT REGISTER II & OUTPUT DRIVER - Case 1
Description	 N	 GFR	 %	 KA	 NGFRKAStress
I.C. Digital	 9	 .02	 -	 1	 .18
f	 Transistor (Parallel)	 2	 .01	 10	 .07	 -
S	 Resistor, Metal Film (Not Redundant)	 1	 .003	 10	 .94	 .00282
Joint, Soldered (Not Redundant)	 123	 .0001	 -	 1	 .0123
P.C. Board	 1	 .01	 -	 1	 .01
g .20512
f
F
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RMS II - Case 1
Description N
GFR K  NGPRKA
Switch Module I-1 4 .63444 1 2.53776
Diode Matrix I-1 32 .00488 l .15616
Address Processor II-1 1 .65162 1 .65162
Amplifier 1 .40982 1 .40982
A to D Converter II-1 1 16*2026 1 1.2026
Power Supply 1 1.2959 1 1.2959
P.C. Board 1 .01 1 .01
Connector, 36 pin 2 .0036 16 .1152
Connector, 2 pin 1*+	 .0002 1.4 .00028
Case 1 .0005 1 .0005
Cover 1 .015 1 .015
Gasket 1 .01 1 .01
6.4o484
w * Address & Data Connectors are redundant
a
C..;
Description N G	 % K
A NG	 KAStress
Address Processor II - Case 1
Parallel Redundant Input Cir= 2 . 15334	 - Product .0235(10)-6
cuits
I.C. 22 .02	
- 1 .44
Transistor 2 101	 10 .07 .0014
Resistor, M.F. 6 .003	 10 .94 .01692
Capacitor, Tantalum 2 .02	 60 3.8 .152
P.C. Board 1 .01	
- 1 001
Joint, Soldered 313 .0001
	 - 1 .0313
.51 2
Input Circuit
I.C. 3 .02	
- 1 .06
Diode, Signal 6 .006	 10 .1 .0036
Capacitor, Cer. or Porc. 3 .004	 20 .6 .0072
Resistor, Metal Film 22 .003	 10 .94 .06204
Joint, Soldered 105 .0001	 - 1 .0105
P.C. Board 1' .01	
- 1 .01
.1533r
(Continued on next page)
82
.
	 r'"' . ..	 t	 ..^...;.:.'ua " LG`-'M -	 ..n	 trY	 4i W'	 Y. ^.,.,....-	 ...	 ^,^: Mty	 x. b-N	 .T	 ..j _
Description N G
FR %
K
A
NG	 K
FIB AStress
Analog to Digital Converter II
-
Case 1
Transistors FLT 1 .02 10 .07 .0014
I.C., Analog 4 .02
- 1 .08
.C., Digital 22 .02
- 1 .44
Driver,MOSPE-T 17 .02 - 1 34 r
Transistor, Dual MOSFET 8 .04 10 .07 .0224
Output Circuit 2 .07148 Product
Diode, Signal 1 .006 10 .1 .0006
Diode, zener 2 .006 50 . 3 00036
Capacitor, Cer. or Porc. 7 .004 20 .6 .0168
Capacitor, Tantalum, Solid 2 .02 60 3.8 .152
r
fResistor, Metal Film 30 .003 10 .94 .0846
P.C. Board 1 .01
- 1 .01
Joints, Soldered
	 f 512 .0001 - 1 .0512
1.202
Parallel Redundant Output
Circuit
Transistor, NPN or PNP 2 .02 10 .94 .0376
I.C., Digital 1 .02
- 1 .02
Resistor, Metal Film 4 .003 10 .94 .01128
Joint, Soldered 26 .0001 - 1 .0026
x71
f
CONFIGURATION II - Case 2 & 3
Description N GFR
	 K NGFRKA ?'
CCU 11-1 1	 2.6347	 1 2.6347
RMS 11-2 4	 4 .72397	 1 18.89588
21.5305
s
S
t ^
y
t ^" fc3gr • - ZAN ; y`FS'.` a .gwSSt sYG ;+::'}-	 4,1` "r..Rr =	 r#,j^;#ia r-a '	 t:¢N7 •4 S` *"sbjw- ++ •yr7,{N^l ,`ti,"= ^^ °S#i[:'Nl sd	 is+Atq	 s^^	 w m, r„^: i +^	 _	 ^,ar , ^.
aFR	
K 
	
NGFRKA
.26366 1 1.05464
.0023 1 .0736
.65162 1 .65162
.4o982 1 .4o982
1.2026 1 1.2026
1.2959 1 1.2959
.01	 6
.36(10)-
1
16
.01	 611.52(10)-
.0002 1.4 .00028
.0255 1 60255.
•.7+x"2397
RMS II - Case 2
	 1
Description N
Switch Module I-2' 4
Diode Matrix I-2 32
Address processor I1-1 1
Amplifier 1
A/D Converter I1-1 1
Power Supply 1
P.C. Hoard 1
Connector, 36 pin 2
Connector, 2 pin 1
Case, Cover & Gasket 1
CONFIGURATION II - Case 4
CT	 Description N	 GFR	 K 	 NGFRKA
CCU II-1	 1 2.6347	 1	 2.6347
RMS II-4	 4	 .18208 1 •	._72832
3-36302
REMOTE MEASURING SOURCE II- Case 4
Description
	 N	 GFR	 KA NGFRKA
Switch Module I-4	 4 .04312 1
	 .17248
Diode Matrix I-4	 32 .0003	 1	 .0096
Address Processor II-1
	 1	 -	 -
Amplifier
A/D Converter I1-1	 1	 -
Power Supply
	
1	 -
P.C. Board	 -	 -
Connector, 36 pin
	 2	 -
Connector, 2 pin
	 l	 -
Case, Cover, & Gasket
	
1	 -	 -
.18208
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tCONFIGURATION III
	 Case 1
Description
	 N GPR	 KA NGFRKA f
CCU I11-1
	 1 2.89324
	 1 2.89324 r,
RMS TII-1
	 4 6.41228
	 1 25.64912 }'
Wire (sensors)
	 256 ,008	 1 2.0'+8 `r
Connection (sensors)
	 2% .0001	 1.8
.04608
30.63644 n
:s
r,
CCU III - Case l
t
Description N	 G KA	 NG	 KA }	 ,_
Clock 1	 .07362 1	 .07362
Address Generator III-1 1	 .9437 1	 943,j
Line Driver III-1 (Redundant) 2	 .18812 Prod.
Sync Word Generator I1I-1 1	 •5551 1	 .5551
PLM Output Register III-1 & Driver 1	 • .1809 1	 .1809.
Power Supply 1	 .8211 1	 .8211
P.C. Board 1	 .01 1'	 001
Connector, 2 pin 2*	 .0002 1.4	 .00056
Case$ Cover .& Gasket 1	 .0255 1	 .0255
Data Input Circuit 1II-1 1	 .28276 1	 .28276
2.89324 
Address & Data Connectors are redundant.
Description	 N G	 %FR K	 14G	 K
A	 FR AStress .
Address Generator III - Case 1
I.C. Digital	 44' .o2	
- l	 .88.
Joint Soldered
	 537 .0001	 - 1	 ,0537
P.C. Board	 1 001	
- l	 .01
.9437
CCU Line Driver III - Case 1
Integrated Circuit
	 3_ .02	 - 1	 .06-'
Transistor, 'Switching
	 6 .ol	 10 .1	 .06
(Continued on next page)
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Description N G
FR
KA NG	 KFR AStress
CCU Line Driver III (Continued)
Transistor, Driver_ 2 .01 25 -.07 .0014
Diode, Signal 2 .006 10 .1 .0012
Resistor, Metal Film 16 .003 10 .94 .04512
i P.C. Board 1 .01 1 .01
Joint, Soldered 104 .0001 1 .0104
.18812
Sync Word Generator III - Case 1
I.C. _ 26 .02 - 1 .52
Joint, Soldered 251 .0001 - 1 .0251
P.C. Board 1 .01 = 1 .01
PCM Output Register III and
Output Driver - Case 1
I.C. 8 .02
- l :16
i P.C. Board 1 .01 - l .Ol
Joint, Soldered 109 .0001 - 1 .0_	 109
.1809
Data Input Circuit III - Case 1
I.C.
Input Circuit
10
2
.02
.08256
-
-
1
Prod.
.2
.006(10)-6
Joint, Soldered 146 .000l - 1 .0146
P.C. Board 1 .01 - 1 .01
Resistor, Metal Film 2 .003 10 .94 .0564
Capacitor, Ceramic 2 .004 10 .22 .00176
^
28276
{ Input Circuit
I.G. 3 .02
- 1 .06
Transistor 1 .01 10 .07 .0007
Resistor, Metal Film 5 .003 10 .94 .0141
Capacitor, Ceramic 2 .004 10 .22 .00176
Joint, Soldered 60 .0001 - 1 .006
.08256
i
r
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SRMS III - Case 1
iDescription N
GFR
K
 NGFRKA
Switch Module I-1 4 .63444 1 2.53776
Diode Matrix I-1 32 .00488 1 -15616
Address Processor I11-1 1 .65162 1 .65162
(same GFR as II=1)
Amplifier 1 .40982 1 .40982
A to D Converter III-1 1 1.13642 1 1.13642
Power Supply 1 1.2959 1 1.2959
P.C. Board 1 .01 1 .01
Connector, 36 pin 2 .0036 16 -1152
Connector, 2 pin 1** .0002 1.4 .00028 E	 '
Case, Cover & Gasket 1 .0255 1 .0255
Clock Generator 1 .07362 1 .07362 E
6.41228
** Address and data connectors are redundant 3
A/D CONV12TER III - Case 1
Description N GFR % K 	 NGFRKAStress
I.C. 38 .02 _ 1 .76
MOSFh12 Driver 17 .02 10 . 07 _ .0238
MOSFET, Dual 8 .04 10 . 07 .0224
Capacitor, Ceramic 7 .004 20 _.6 .0168
Capacitor, Tantalum 2 .02 60 3.8 .152
Resistor, Metal Film 31 -003 10 . 94 .08742 ti
Transistor 1 .01 10 .07 .0007
Diode 1 .006 10 .1 .0006,
P.C. Board 1 .01 - 1 .01
Joint, Soldered 627 .0001 - 1 .062
1.13642
i
-
A8?
}
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CONFIGURATION III - Case 2 & 3
Description	 N GFR KA NGF,RKA j
CCU III-1
	
1 2.89324 1 2.89324
RMS III-2
	
4 4.7315 1 18.926
21. 1924
RMS III - Case 2
i
Description
	 N GFR
KA NGFRKA
	 ?I
Switch Module I -2	 4 .26366 1 1.05464
Diode Matrix I-2	 32 .0023 1 .0736
Address Processor
	 1 .65162 1 .65162
III-1
Amplifier
	 1 .40982 1 .40982
A/D Converter III-1
	 1 1.13642 1 1.13642
Power Supply
	 1 1.2959 1 1.2959 i
P.C. Board	 1 .O1	 6
-
1 .01
Connector, 36 pin	 2 .36(10). 16 .00001
Connector, 2 pin	 1 .0002 1.4 .00028
Case, Cover & Gasket	 1 .0255 1 .0255
Clock	 1 .07362 1 .07362
4.7315
I
CONFIGURATION III - Case 4
i
Description	 N GFR KA NGF,RKA
CCU III-1	 1 2.89324 1 2.89324	 i
RMS III-4 	 4 .20208 1 .80832
3.7- 015
V
8$
a
3REMOTE MEASURING SOURCE III - Case 4
Description	 N GFR KA NG	 KA
Switch Module I-4	 4 .0432 1 .17248
Diode Matrix 1-432 .0003 1 .0096
Address Processor 	 1 - -
III-1
Amplifier
	 1, - -
A/D Converter III-4 	 1 .02 1 .02
Power Supply	 1 - -
P.C. Board	 1 - -
Connector, 36 pin 	 2 - -
Connector, 2 pin	 1 -
-
Case, Cover & Gasket	 1 - -
Clock Generator	 1
.20208
I
A/D CONVERTER III - Case 4
Description	 N G KA NGKA'
w
ji
I.C.	 1 .02 1 .02
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Configuration I -- The block diagrams are shown in Figure B-1.
The only difference between A and B is the interconnection for equal
delays in B. The block diagram of the central control unit is shown
in Figure B-2, Figures B-3 through B-8 are the block or circuit
diagrams of the various circuits in the CCU. Figure B-9 is the
block diagram of the RMS and Figures B-10 through B-15 are the block
and circuit diagrams for the RMS.
Configuration II Figure B-16 shows the block diagram for the
configuration. Figure B-17 is the block diagram of the CCU for this
configuration. All circuits for the CCU are the same as for config-
uration I, except the output register, Figure B=18, which has two
data input circuits. The two line drivers are the same as the one
used in configuration I. Figure B-19 shows the block diagram for
an RMS. It uses the same circuits as configuration I t except for
the address processor, Figure B-20, and the A/D converter, Figure
B-21. These circuits are the same as for configuration I_, except
for the two input circuits for the address processor and two output
circuits for the A/D converter.
Configuration III -- Figure B-22 shows the block diagram for
configuration III. The CCU block diagram, Figure B -23 9 has a num-
ber of different circuits from the other CCUs. These changes are
required.to
 use the same line for both addresses and data. The ad-
dress generator, Figure B-24, is similar to the other configurations,
except for the addition of the address enable circuits for inter-
leaved addresses and data. The address line driver, Figure B -25,
91
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has two additional circuits to turn off the output $ except when ad-
dresses are being transmitted. The input circuitq Figure B-26 * is
new and contains a data storage register to allow the data input
from the RMSs to be at a faster clock rate than the PCM output from
the CCU. It also contains the circuitry to recover the data and its
clock rate from the Manchester coded data received from the RMSs.
The output register, Figure B-27, is the same as before, but with
out the data input circuitry. Figure B-28 shows the block diagram
for the configuration III RMS. It differs from the other RKSs in
the address processor and A/D converter. The address processorg
Figure B-29p is the same as that used in configuration 11 9 except
address transfer is obtained from the A/D converter. The A/D con-
verter block diagram is shown in Figure B-30. It contains the con-
trol circuitry for receiving addresses and for transmitting data on
the same cable. These circuits are shown in more detail in Figures
B-31, B-329 B-33, and B-34. The counter shown in B-31 controls the
successive approximation conversiong B-32 shows the convert registerg
B-32 shows the output gatingg and B-34 shows the control circuitry.
The operation of these circuits is initiated by receipt of an address
sync pulse. T+ then counts using the trailing edge of the derived
address clock; and on the tenth clock pulse t it provides an address
transfer signal to the address processor. One half-bit latert'it
resets the decode enable and enables the A/D converter if the RMS
has been addressed. After the A/D conversion and transmission of
92
i
the data $
 the control is reset and waits for the next address word
sync signal. The A/D output circuit shown in Figure B-33 converts
the NRZ-data to Manchester code. 	 !
i
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